INFORMATION DISCLOSURE CITATION PTO-1449			Customer Number: 26615		ATTORNEY'S DKT NO. H1419 APPLICANT(S) Bin Yu et al. FILING DATE August 5, 2003		APPLICATION NO. Unassigned GROUP Unassigned		
U.S. PATENT DOCUMENTS									
EXAMINER'S INITIALS	PATENT NO.	DATE		NAME		CLASS	SUBCLASS	FILING DATE	
FOREIGN PATENT DOCUMENTS									
EXAMINER'S INITIALS	PATENT NO.	DATE		COUNT	RY	CLASS	SUBCLASS	Transi Yes	No No
				cluding Author, Tit					
Digh Hisamoto et al.: "FinFET - A Self-Aligned Double-Gate MOSFET Scalable to 20 nm," IEEE Transactions on Electron Devices, Vol. 47, No. 12, December 2000, pages 2320-2325.									
	Yang-Kyu Choi et al.: "Sub-20nm CMOS Fin FET Technologies," 0-7803-5410-9/99 IEEE, March 2001, 4 pages.								
	Xuejue Huang et al.: "Sub-50 nm P-Channel Fin FET," IEEE Transactions on Electron Devices, Vol. 48, No. 5, May 2001, pages 880-886.								
Yang-Kyu Choi et al.: "Nanoscale CMOS Spacer FinFET for the Terabit Era," IEEE Electron Device Letters, Vol. 23, No. 1, January 2002, pages 25-27.									
Xuejue Huang et al.: "Sub 50-nm FinFET: PMOS," 0-7803-7050-3/01 IEEE, September									
EXAMINER DATE CONSIDERED 12/10/04									

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw the through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).